

19/62

```
ENTITY FSM IS
    PORT(
              ....ports for entity fsm....
          );
    ARCHITECTURE FSM OF FSM IS
    BEGIN
              ... HDL code for FSM and rest of the entity ...
              fsm_state(0 to 2) <= ... Signal 801 ...
     853 < --!! Embedded FSM : examplefsm;
                                : (fsm_clock);
     859 -{ --!! clock
     8 5 4 -{ --!! state_vector
                                : (fsm state(0 to 2));
                                : (S0, S1, S2, S3, S4);
     855 --!! states
                                                                       -852 ≻860
     856 <--!! state_encoding : ('000', '001', '010', '011', '100');
                                : (S0 = > S0, S0 = > S1, S0 = > S2,
            --!! arcs
                                (S1 = > S2, S1 = > S3, S2 = > S2,
      8574 --!!
                                (S2 = > S3, S3 = > S4, S4 = > S0);
     858 \ --!! End FSM;
    END;
```

Fig. 80

20/62






Fig. 9
Prior Art




22/62



<instantiation identifier>.<design entity name>.<eventname>

Fig. 10D Príor Art



24/62

Fig. 11B

Fig. 11C
Prior Art

25/62 ţaj. B1:B1 12027

26/62

```
ENTITY X IS
      PORT(
    ARCHITECTURE example of X IS
    BEGIN
     ... HDL code for X ...
                                  1220
END;
```

Fig. 12B Príor Art





Fig. 13A Príor Art



AUS920000651US1 Gabele, et al.

Non-Redundant Collection Of Harvest Events Within A Batch Simulation Farm Network

```
ENTITY OVR IS
      PORT(
                                       IN std_ulogic_vector(0 .. 4);
                  ... other ports as required ...
                                       OUT std_ulogic_vector(0 .. 4);
                                       OUT std ulogic
             );
--!! BEGIN
--!! Design Entity: FOO;
--!! Inputs (0 to 4)

--!! R_IN =  \{R(0 ... 4)\};
                                                                                 1340
... other ports as needed ...
                                                                    1351
--!! : .
--!! End Inputs
--!! Outputs

--!! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];

--!! End Outputs
--!! End
ARCHITECTURE example of OVR IS
BEGIN
     ... HDL code for entity body section ...
END;
```


Fig. 13C

ENTITY FOO IS

30/62


Fig. 13D

Prior Art



32/62

Fig. 14B Prior Art



33/62

```
ENTITY DET IS
                                           IN std ulogic;
       PORT(
                                           IN std ulogic vector(0 to 5);
                                           IN std_ulogic;
                                           IN std_ulogic;
                                           OUT std ulogic vector(0 to 2);
                    event x
                                           OUT std_ulogic;
                    x here
               );
 --!! BEGIN
 --!! Design Entity: LM;
-!! A => A;

-!! B => P.Q.B;

-!! C => P.C;

-!! D => D;

-!! End Inputs
                                                                                      1480
--!! Detections
--!! <event_x>:event_x(0 to 2) [x_here];
--!! End Detections
--!! End;
ARCHITECTURE example of DET IS
BEGIN ... HDL code ...
```

Fig. 140